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[57] ABSTRACT 
A four-quadrant NMOS transconductance multiplier 
including plural NMOS transistors formed in a substrate 
to produce a pair of summer stages and a pair of squar-
ing stages which process a pair of input signals V 1, V 2 
to produce an output signal Vo according to the quarter-
square algebraic identity, 
V,,= .\[(V1 + V2)2 -(V1 - V2)2]= V1 Vz. 
In a preferred embodiment, the substrate doping 
NA=6.7X JOl5 cm-3 and the channel width and chan-
nel length of each of the NMOS transistors forming the 
summer and squaring stages is greater than IO µm. 
22 Claims, IO Drawing Figures 
(Vi+Vz)" 
+ ill (V1~V2)2 
i..,...;A::D::.:5:..._,.r-...---i.,.~D::.;5::.;C::....J ( AD5: 4 /gebroic differential 5ummer) 
(D5C: Differenliol squaring circui!J 
r 




I • 1• v, f L -
Fl~ 
U.S. Patent Oct 8, 1985 Sheet2 of8 
+ 






- V2 + 
10 
+ + 






















~ (4D5: 4 lgebraic differential 5ummer) 










































0 • (W/L)3 Vo 
+ + 
l Va vi l ~· t Io3 










































U.S. Patent Oct 8, 1985 Sheet 8 of8 4,546,275 








QUARTER-SQUARE ANALOG FOUR-QUADRANT 
MULTIPLIER USING MOS INTEGRATED 
CIRCUIT TECHNOLOGY 
BACKGROUND OF THE INVENTION 
I. Field of the Invention 
5 
This invention generally relates to an analog four 
quadrant multiplier using MOS integrated circuit tech-
nology, and more particularly relates to such an analog 10 
multiplier based on the quarter-square algebraic identity 
and utilizing low-gain differential summer and differen-
tial squaring circuits. 
The multiplier of this invention, including theoretical 
analysis, simulations experimental test results are dis- 15 
closed in detail in a doctoral thesis by PenaFinol, "Ana-
log Four-Quadrant Multiplier Using NMOS Integrated 
Circuit Technology," presented to the Georgia Institute 
of Technology on June 4, 1982. The subject matter of 
this thesis is incorporated by reference herein. 20 
2. Description of the Prior Art 
There are several prior art methods used to perform 
analog multiplcation, namely electromechanical, mag-
netic (magnetoresistance, Hall effect), time-division, 
triangle averaging, log/antilog, quarter-square, variable 25 
transconductance and those based on A/D and D/ A 
conversion techniques. Of these techniques, only the 
quarter-square and variable transconductance tech-
niques having bandwidths above I MHz as does the 
invention disclosed herein. The quarter-square is the 30 
more accurate method. The variable transconductance 
has a larger bandwidth, but the quarter-square possesses 
one-half an order of magnitude more accuracy, typi-
cally 0.25%. At the present time, the 0.25% accuracy is 
obtained only through the use of expensive discrete 35 
circuitry. The design of a monolithic quarter-square 
multiplier with comparable or better accuracy to band-
width ratio, would represent a significant contribution 
2 
(11*::,,N1/R1 and h*:::oN2/R2), and to the linear ratios of 
the collector currents given by, 
(2) 
Equation (2) is obtained assuming perfectly matching 
transistors and resistors and infinite common emitter 
current gain (/3) of the transistors. Thus, monolithic 
integrated circuit technology should be used in the 
fabrication of the variable transconductance multiplier. 
However, a small but finite mismatching will exist in the 
emitter areas, ohmic resistances, and f3's. 
This mismatch introduces nonlinearities and offset 
voltages and ultimately limits the accuracy of this com-
pensated variable transconductance multiplier. Im-
proved processing of device matching and laser trim-
ming thin film resistors has produced high accuracies of 
about I%. However, the extra processing steps increase 
considerably the cost. 
The bandwidth for the multiplier shown in FIG. 1 is 
dominated by the equivalent input capacitance (Miller 
capacitance) of the bipolar transistors. Ten megahertz is 
a typical value for the maximum bandwidth of this type 
of multiplier. FIG. 1 illustrates the multiplier cell dis-
closed by Gilbert, B., "A Precise Four-Quadrant Multi-
plier with Subnanosecond Response," IEEE J. Solid-
State Circuits, Vol. SC-3, pp. 365-373, Dec. 1968, and 
Gilbert, B., "A New Wide-Band Amplifier Technique," 
IEEE J. Solid-State Circuits, Vol. SC-3, pp. 353-365, 
Dec. 1968. 
The basic Gilbert cell using NMOS devices is shown 





in the area of analog signal processing. where W and L are the gate width and length respec-
40 tively, W /L is the resulting aspect ratio, and Kp is a 
dimensional constant defined by 
Traditionally, these multipliers have been imple-
mented using bipolar technology. This technology has 
been the dominant one in the analog domain. Higher 
levels of monolithic integration are combining analog 
and digital circuits on the same MOS/LSI chip. Cur-
rently, analog integrated circuits are being fabricated 45 
using the same MOS technology employed in the real-
ization of digital circuits. 
The conventional method of performing the multipli-
cation function based on the variable transconductance 
technique so far has been the only one which has been 50 
integrated in monolithic form. This method uses the 
inherent close matching and variable transconductance 
of bipolar junction transistor monolithic differential 
amplifiers. The circuit configuration for this method is 
the well-known Gilbert multiplier cell indicated in FIG. 55 
1. The principle of operation of this circuit is briefly 
next explained. 
FIG. 1 illustrates a conventional multiplier provided 
with a non-linearity cancellation circuit. This is the 
basic circuit utilized in commercially available trans- 60 
conductance multipliers such as the Motorola MC1595. 
It can be shown that the output is given by, 
(I) 
65 
Equation (I) is obtained from the linear conversion of 
the input voltages to differential currents I 1 and 12 pro-
vided by the emitter degeneration resistors R1 and R2 
. µ µ 




where µ is the effective bulk mobility of carriers (elec-
trons), Cox is the gate oxide capacitance per unit oxide 
area, Ev.r is the oxide dielectric constant, and tax is the oxide 




Because of these small-signal level constraints, the 
useful range for good linearity is severely limited. A 
nonlinear cancellation approach similar to that used for 
the bipolar multiplier in FIG. 1 is not suitable in the 
FIG. 2 multiplier because of the different type of non-
linearity associated with MOSFETs. MOSFETs have a 
square Jaw current-voltage dependency while bipolar 
junction transistors (BJTs) have an exponential relation-
ship. Another shortcoming associated with the FIG. 2 
NMOS multiplier is that large values of transconduct-
ance are required for proper operation of the circuit. 
The transconductance of a MOS transistor operating in 
the saturation region is derived as, 
4,546,275 
4 3 
gm= \j 2Kp(W/L)ID , 
(7) 
tion between the fourth and eighth transistors, and the 
gates of the seventh and eighth transistors are also con-
nected to + V DD· Each summer stage further outputs a 
respective sum signal, Vx, or difference signal, Vy, de-
5 pending on the polarity of the interconnection of the 
input signals, across the interconnection of the first and 
fifth transistors and the interconnection between the 
second and sixth transistors. 
where In is the drain current. Thus, in order to signifi-
cantly increase the transconductance of the MOS de-
vices, the aspect ratio (W /L) will have to be greatly 
increased as well as the drain current, In. However, 
increasing these two variables causes new problems. 
For a transconductance of about lOmfl-1 (typical val-
ues for BJTs are in the IOOmil-1 range) at 0.1 mA 
drain current, an aspect ratio of about 25,000 will be 
required. This is extremely large and impractical. An 
increase in channel width, W, means higher values of 
parasitic capacitances because of the larger areas which 15 
lowers the frequency response. Because of second-
order effects associated with short-channel devices, the 
value of L cannot be decreased arbitrarily. An increase 
ofln, on the other hand, means higher power consump-
tion. Thus, it can be expected that the overall perfor- 20 
mance of the NMOS variable transconductance multi-
plier will be inferior to that of the bipolar circuit. 
In the embodiments of FIGS. 5 and 9, the squaring 
10 circuit includes ninth and tenth NMOS transistors hav-
SUMMARY OF THE INVENTION 
ing sources connected to each other, and to - V ss via a 
third current source, gates connected in differential 
mode to the output Vxofa first summer stage and drains 
interconnected to each other, and to + V DD via first 
resistive load R0 ; and eleventh and twelfth NMOS tran-
sistors also having sources interconnected to each 
other, and connected to - V ss via a fourth current 
source, gates connected in differential mode to the first 
input. Drains are interconnected to the respective 
sources of the fifteenth and sixteenth transistors. A mir-
ror image stage composed of transistors M11 through 
Mzo is identical in structure to the squaring and summer 
circuits just described. For ease of identification the 
Accordingly, one object of this invention is to pro-
vide a new and improved NMOS IC quarter-square 
multiplier wherein the performance of the NMOS quar-
ter square multiplier is at least comparable to that of its 
bipolar variable transconductance counterpart. 
25 mirror transistors are numbered in pairs like M 1-M 11, 
M1-M12, etc. The circuit configuration above described 
has a differential input-output relationship as a function 
of device aspect ratio given by 
Another object is to provide an NMOS multiplier 
which compensates for the nonlinearities of the basic 
cell and low values of the MOS transistor transconduc-
tances. 
A further object is to provide an all-NMOS four-
quadrant multiplier having improved bandwidth, accu-
racy, linearity and accuracy-to-bandwidth ratios. 
30 
35 
v, = v,, = ~ 
and 
v, = V,, = ~ 
(8) 
(W/L)1 




(V1 - V2). 
(W/L)2 Yet another object is to provide an all-NMOS four-
quadrant multiplier which can easily be integrated to 
achieve low cost in quantity production. 
These and other objects are achieved by providing a 
new and improved NMOS four-quadrant multiplier 
based on the quarter-square algebraic identity, which is 
defined as follows: 
where (W /L)1 and (W /Lh are the aspect ratios of the 
40 above-noted first and second transistors. Here the dif-
ferential input-output relationship of the two squared 
signals is given by 
(8) 
45 
In this way, the multiplication is achieved in steps. First 
the sum and difference of the two inputs are formed. 
Then these are squared. Finally the difference of 
squares is obtained and scaled. Thus differential summer 
and differential squaring stages are derived to imple- 50 
ment the invention. 
(10) 
where (W /L)J is the aspect ratio of the ninth and tenth 
transistors R 0 is an external or diffused resistor and Kp is 
the transconductance parameter. Substituting Equa-
tions (8) and (9) into Equation (10) gives 
(W/L)1 
V,, = KpR 0 ( W/L),i ( W/L)2 
( 11) 
55 
Coupling together the differential summer and squarer 
results in the complete circuit configuration for the 
novel analog four-quadrant multiplier according to the 
invention. 
In the embodiment of FIG. 4, each differential sum-
mer stage includes first and second input NMOS transis-
tors having respective gates connected in differential 
mode to a first input, and third and fourth NMOS tran-
sistors having respective gates connected in differential 
mode to a second input. The first and second transistors 
have sources connected to each other, and to a negative 
supply voltage ( - V ss) via a first current source, and 
drains respectively connected in series with fifth and 60 
sixth NMOS transistors to a positive voltage source 
( + V DD). The third and fourth transistors have sources 
connected to each other, and to - V ss via a second 
current source, and drains connected respectively in 
series with seventh and eighth NMOS transistors to 65 
+ V DD· The gates of the fifth and sixth transistors are 
respectively connected to the interconnection between 
the third and seventh transistors and the interconnec-
For certain types of applications, it is required that 
the resistive loads R 0 be replaced by MOS devices act-
ing as active loads as indicated. For this case, in a sec-
ond embodiment of the invention shown in FIG. 10 the 









where (W /L)9 is the aspect ratio of the M29 and M30 
transistors, V ris the zero-bias threshold voltage and Vs 
is a DC bias voltage presented at the interconnection of 
the sources of the M9, MIO, M19 and M20 transistors. 




is the square of the differential input applied thereto 
from the respective summer. Two squaring circuits are 
required, the squaring circuit 14 for squaring of the sum 
produced at the output of the summer 10 and the squar-
ing circuit 16 for producing the square of the difference 
at the output of the summer 12. Since the output volt-
ages of the differential squaring circuits are single-
ended, the differential signal between their outputs will 
VJ.2(max) = ~ (W/L)J (W/Lh (Vs+ Vr). 
In a preferred embodiment, the NMOS multiplier of the 
invention is constructed with a substrate doping of ap-
proximately 101s cm-3, preferrably 6.7X 1015 cm-J. 
The channel length L of the NMOS transistors in the 
summers and multipliers is greater than 10 µ,m, preferra-
bly greater than 12 µ,m, and the channel width is greater 
than 10 µ,m. 
10 
be the difference of the squared sums. The single-ended 
outputs of the squaring circuits 14 and 16 are applied to 
the differential-to-single-ended converter 18 which has 
a two-fold purpose. First, the convertor 18 rejects all 
common-mode signals, improving the common-mode 
15 rejection ratio. Second, it gives an output voltage refer-
ence to ground for its differential input. Thus, it must 
provide no gain reduction. Connected to the converter 
18 is an output stage 20 which simply provides a low 
BRIEF DESCRIPTION OF THE DRAWINGS 
A more complete appreciation of the invention and 
many of the attendant advantages thereof will be 
readily obtained as the same becomes better understood 
20 
by reference to the following detailed description when 
considered in connection with the accompanying draw-
25 
ings, wherein: 
FIG. 1 is a circuit diagram of a conventional four-
quadrant variable transconductance multiplier with 
non-linearity cancellation; 
FIG. 2 is a circuit diagram of a conventional all-
NMOS multiplier cell; 30 
FIG. 3 is a block diagram of the four-quadrant multi-
plier according to the invention; 
FIG. 4 is a circuit diagram of a differential summer 
stage used in the multiplier shown in FIG. 3; 
FIG. 5 is a circuit diagram of a differential squaring 35 
stage used in the multiplier shown in FIG. 3; 
FIG. 6 is a circuit diagram of a complete squaring 
circuit formed of interconnected squaring stages shown 
in FIG. 5 used in the multiplier shown in FIG. 3; 
FIG. 7 is a circuit diagram of an all-NMOS differen- 40 
tial squaring stage alternative to that shown in FIG. 5; 
FIG. 8 is a circuit diagram of a complete all-NMOS 
squaring circuit alternative to that shown in FIG. 6 
based on the squaring stage shown in FIG. 7; 
FIG. 9 is a circuit diagram of the complete circuit 45 
configuration of the resistor loaded NMOS multiplier 
according to the invention; and 
FIG. 10 is a circuit diagram of the complete circuit 
configuration of the all-NM OS multiplier according to 
the invention. 
DESCRIPTION OF THE PREFERRED 
EMBODIMENTS 
50 
Referring now to the drawings, wherein like refer- · 
ence numerals designate identical or corresponding 55 
parts throughout the several views, and more particu-
larly to FIG. 3 thereof, there is shown in block diagram 
form the four-quadrant multiplier of the invention. As is 
seen in FIG. 3, first and second input signals V1 and V2 
are applied to two algebraic differential summers 10 and 60 
12, which are identical in construction, to produce sum 
and difference signals at the respective outputs of the 
summers 10 and 12. The summer 12 acts as a difference-
generating device when the polarity of the input signal 
V 2 is reversed, as is evident to those skilled in the art. 65 
The sum and difference outputs of the summers 10 and 
12 are applied to respective differential squaring cir-
cuits, each having a single-ended output voltage which 
output impedance. Convertor 18 and output stage 20 
are particularly important in stand-alone applications. 
The circuit configuration for each of the algebraic 
differential summers 10 and 12 is shown in FIG. 4. It is 
assumed that devices M 1 to M4, and Ms to Ms are identi-
cal with aspect ratios equal to (W /L)1 and (W /L)2 re-
spectively. Also body effect discussed hereinafter is 




It can be shown that, 
Vc;s7 = ~ (W/Ll1 (Ves.i - Vr) + Vr (W/Lh 
(17) 
Vess=~ (W/L)1 (Vasi - Vrl + Vr (W/L)2 
(18) 
Vc;so = ~ (W/L)1 (Vas2 - V11 + Vr (W!L)2 
(19) 
and 
Vess=~ (W/L)1 <VGS4 Vrl + Vr (W/L)2 
(20) 
where VT is the zero bias threshold voltage, W is the 
channel width and Lis the channel length of the transis-
tors shown in FIG. 4. 
Substituting Eqs. (17) to (20) into (16), and then using 




It can be shown that the maximum input voltages allow-
able for V 1 and V 2 are given by, 
(22) 
. I 2101 





. I 2102 
V2max = ± \J -K=p....,.('""W'"'!L"")_1 _ 
where Kp is the transconductance factor. 
The corresponding maximum output voltage can be 
shown to be as follows, 
5 
(24) IO 
Vv(max) = ±[ ~ -K=p....,.t=::,.-;L-)-2- ~ 2102 J +~ Kp(W!L)2 
since 101 =Is+h and Io2=h+fs. 15 
FIG. 5 illustrates the circuit diagram of each of the 
differential squaring circuits 14 and 16 of the invention. 
This is a well known circuit used in digital circuits to 
implement a NOR gate. However, when both transis-
20 tors M 1 and M1 are biased in their saturation region, this 
circuit performs the squaring operation. It can be shown 








. I 2(W/L)3 
VDc= VDD- Vr- (V,+ Vr)\j (W!L)9 
(31) 
(32) 




4(V, + Vrl2 
(33) 
is satisfied. The maximum value for Vi can be found as 
vTcmax) 
---'"-'=""---=I 
4(V, + Vr)z 
V;1111ox) = ±2(V, + Vr). 
(34) 
(26) 
where Vs is the D.C. bias voltage shown in FIG. 5. 
Actually, Vi(maxJ will be less than 2(V_,+ Yr) because in 
the above series expansion, only the first two terms 
30 were considered. Thus 
The output voltage given by Eq. (25) is the single-
ended square of the differential input Vi. Since two 
differential squaring circuits 14 and 16 are needed in 
order to obtain the square of the sum-and-difference of 
the input signals, two mirror image squaring circuits are 35 
used as shown in FIG. 6. Here the same current sink I03 
is used for both circuits in order to assure effective 
cancellation of the DC term, (V oc) present at both 
single-ended outputs. Thus, 
VoD=1Kp(W/L)JRo[V/-V/]. (27) 40 
The maximum input voltage that can be applied to 
the squaring circuit is again determined by the current 
sink 103 and given by 
(28) 
. I 21;u 
V;(111ox.) = \J -K=µ....,.("'"'W"'"'!..,.L,...)J-
45 




The corresponding maximum output voltage is given by 
.I (W/LJ3 
Vo(111ux) < \J 2( W/L)9 (V, + VJ). 
(36) 
The complete all-NMOS squaring circuit is shown in 




l (V' V '] 8(V, + Vr) 'x- - ·y- · 
(.17) 
In the following discussion, two complete NMOS 
multiplier circuits are described with the aid of FIGS. 9 
and 10. In FIG. 10 is shown an all-NMOS multiplier 
made up entirely of NMOS devices. This circuit in-
cludes a differential-to-single-ended converter (DSEC) 
18. In FIG. 9 there is shown a multiplier implemented as 
a resistor loaded NMOS circuit which is composed of R,/;,3 
~J{max.) = - 2- · 
55 NMOS devices and resistors. It includes a DSEC 18 and 
buffering output stage 20. 
Replacing resistor R0 in FIG. 5 by an active load 
results in the all-NMOS differential summer circuit 
shown in FIG. 7. It can be shown that the output-input 
relationship of this circuit is given by, 
v,, = VoD - Vr- (.10) 
. Referring to FIG. 9, which shows the circuit configu-
ration of the resistor loaded NMOS multiplier and in 
which the corresponding aspect ratio for each device is 
60 indicated, the analytic expression for the transfer char-
acteristic of this circuit is derived as follows. Substitu-
tion of Eq. (21) into Eq. (27) gives 
(.18) .I 2(W!L)3 [ v,2 ]; 
(V, + V/)\j (W/L)q -4.,...(""'"V,...,-+-V-r)_z_ + 1 . 65 
(W/L)1 
V,, = KµR 0 (W!L)J (W!Lh 
Using the following equality, 
Similarly, for all-NMOS multiplier indicated m FIG. 







Z(I/, + Vr) V1 V2. 
(39) 
Both of the circuits shown in FIGS. 9 and 10 are com-
posed of two summers 10 and 12, and two squaring 
circuit 14 and 16. 
The main disadvantage associated with the all-
NMOS circuit is that a smaller dynamic range will be 
obtained. This is due to the limitations imposed by Eq. 
(35) on the signals applied to the all-NMOS squaring 
circuits 14, 16. However, the large area required by a 
10 
(W/L)1 
KpR 0(W/L)J (W/L)2 = I/JO. 
5 Combining Eq. (45) and (46) yields 
R,,I03 =(4/10) V1,2(Max)2· 
(46) 
(47) 
Consider now the all-NMOS circuit (refer to FIGS. 
10 7, 8 and 10). As before, equating Eqs. (34) and (41) and 
solving for Io gives 
(48) 
diffused resistor (about 20 times that of the NMOS 15 Substituting Eq. (44) into Eq. (48) yields 
device) will lessen the high-density advantage associ-
ated with MOS/LSI single channel technology. Thus 
for MOS/LSI applications, the all-NMOS approach 
will be more appropriate. Since in these applications 
mainly reactive loads are present, there is no need for an 20 
output stage. The use of diffused or even external resis-
tors is more suitable for stand-alone applications. In this 
case a DSEC 18 and an output stage 20 are required. 
The equations for the summing and squaring stages 
which relate biasing and processing quantities are the 25 
basis for the design of the entire NMOS multiplier cir-
cuit. First consider the resistor loaded NMOS multiplier 
(refer to FIGS. 5, 6, and 9). In order to have equal 
maximum input signals [V1(max= V2(max)= V1.2(111ax)], 
Eqs. (22) and (23) show that 
30 
/01 =i02=lo (40) 
From Eq. (24) the maximum output voltage of the sum-
35 
ming stage becomes 
(41) 
~ 2/o Vo(max) = ±2 ""'K,.,., _,(W""!""L""") -p 2 
To match the output and the input of the summing and 
squaring stages, the value ofVo(max) must be made equal 
40 
to the maximum input voltage [V i(max)] that can be 
applied to the squaring stage and given by Eq. (28). 45 
Equating Eqs. (41) and (28) and solving for 1'03 gives 
(W!Lh 
l(i3 = 4 (W/L); Io. 
(42) 
50 




/03 = 8 (W!L)i 
55 
It can be shown that, 
101 =~Kp(W!L)J V1 2(max) (44) 
Substituting Eq. (44) into Eq. (43) gives 60 
(W/L)t 
/03 = 4Kp(W/L)J (W!L)i VT,2(max)· 
(45) 
VJ,2(max) = ~ (W/L)1 (W/L)i 
(49) 
(J', + Vr). 
Introducing the 1/10 scaling factor and using Eq. (39) 
gives 




2(1/, + Vr) = 1/10. 
(50) 
The biasing in FIG. 9 is provided by a six-transistor 
constant current sink which is arranged in a current 
mirror configuration composed of devices M21-to-M28. 
Recognizing that devices M21-to-M26 all have equal 
gate-to-source voltages, it can be shown that 
(W!L)4 






lo.i = (W/L) 6 lref 
(52) 
An additional current sink is needed to implement the 
unity gain all-NMOS differential amplifier required to 
generate the - V 2 voltage needed to realize the differ-
ence operation of the two input signals. As previously 
mentioned, Eqs. (41) through (52) are the design equa-
tions of both multiplier circuits. 
Nextly discussed are factors such as body effect in 
NMOS technology and channel length modulation ef-
fect due to electrostatic feedback which influence the 
circuit design. 
The body effect can be explained as follows. In dis-
crete MOS transistors the source and substrate are tied 
together causing zero substrate-to-source voltage. 
However, in a monolithic circuit, all of the devices 
share the same substrate. Here the substrate acts as a 
second gate when the source voltage varies. Its effect is 
similar to that of the gate of a JFET. As the source is 
made more positive with respect to the substrate (body), 
the space charge region between the channel and sub-
strate suffers a larger potential drop. This means that for 
the same amount of surface charge, a large ~lectrical 
field exists in the dielectric region between the gate and 
65 the channel. This in turn means that in order to obtain 
Most practical multipliers introduce a scaling factor to 
realize the transfer function so set V0 =(1!10)Vi V2. 
From Eq. (38) 
the same number of current carriers in the channel near 




The main device parameter determining the magni-
tude of the body effect is the substrate impurity concen-
tration, NA. Devices with lightly doped substrates 
(NA""'lQ13 cm-3) have a small body effect. However, 
the threshold voltage, V TO. also depends strongly on 5 
NA. Thus, in designing NMOS circuits a tradeoff must 
be made between the minimum allowable body effect 
and the required threshold voltage for proper circuit 
operation. 
The saturation region in an NMOS transistor will 10 
only be observed in MOS devices with large channel 
lengths, (L> 10 µm). As L is reduced, the saturation 
properties rapidly deteriorate. This is true in MOS de-
vices fabricated on high-resistivity substrates. There are 
two mechanisms that contribute to the degradation of 15 
the saturation region: (1) modulation of the length of the 
channel by the spreading of the drain depletion region, 
and (2) electrostatic feedback of the drain electric field 
in the channel region. 
The first mechanism can be explained as follows. For 20 
a MOS device operating in the saturation region, a 
depletion region exists at the end of the channel near the 
drain diffusion and spreads toward the source diffusion 
with increasing drain voltages. As long as L is much 
greater than the width of this depletion region, the 25 
reduction in the length of the conducting portion of the 
channel will be small and, to a first order, the drain 
current will be independent of the drain voltage. How-
ever, when L is small so as to be comparable to the 30 
width of the drain depletion region, the reduction in the 
length of the conducting portion of the channel with 
increasing drain voltages will be significant. In this 
situation the drain current becomes a function of the 
drain voltages, and the output resistance of the device 35 
decreases considerably. 
For small L the fraction of the total channel length 
that is modulated by the spreading of the drain deple-
tion region will become much larger causing the output 
resistance of the device in the saturation region to de- 40 
crease rapidly. 
The electrostatic feedback of the drain electric field 
into the channel region becomes signficant for devices 
fabricated on moderately high-resistivity substrates 
(NA< 10 15 cm- 3). This mechanism adds to the modula- 45 
tion of the channel length by producing further degra-
dation of the saturation region. The physical basis for 
this second mechanism is that since the depletion region 
of a P-N junction is inversely proportional to the impu-
rity concentration, lower values on NA produce wider 50 
depletion regions. Thus, the width of the depletion 
regions at the drain-substrate junction and channel-sub-
strate region can become comparable to L for low val-
ues of NA. Under these conditions, a large amount of 
capacitive coupling occurs from the drain electrode to 55 
the channel region. As the drain voltage is increased, 
the electric field intensity increases and the electron 
population in the channel (inversion layer) must in-
crease to compensate for the larger electric field. Thus, 
the drain electrode is also acting as a second-gate in 60 
controlling the channel conductance. 
A low-resistivity substrate, on the other hand, will act 
as an electrostatic shield where the narrower depletion 
regions decouple the drain electric field from the chan-
~. ~ 
Rigorous analytical treatment of the body effect and 
the channel length modulation effect is provided in the 
above cross-referenced thesis. 
12 
Bearing in mind the above-described factors, the 
design philisophy of the multiplier is nextly described. 
The choice of substrate resistivity (NA) requires making 
a compromise between body effect, threshold voltage, 
frequency response, and channel length modulation 
effect due to electrostatic feedback. A high-resistivity 
substrate reduces the drain-to substrate (CsD) and 
source-to-substrate (Css) junction capacitances. A low 
value of NA is desirable to reduce the body effect. How-
ever, a low NA results in a deteriorated saturation char-
acteristic due to the electrostatic feedback of the drain 
electric field into the channel. Furthermore, a low value 
of NA causes a low threshold voltage and the possibility 
of obtaining a depletion device. Thus, a compromise 
choice of NA of approximately lQl5_lQl6cm-3 is appro-
priate since this value will reduce the electrostatic feed-
back without producing too large an increase in the 
junction capacitances. Specifically, N,1=6.7X lQl5 
cn-3 is used. This results in enhancement devices with 
zero-bias threshold voltage (V m) of about 0. 7 V. The 
body effect is further reduced by connecting the sub-
strate to the most negative voltage available in the cir-
cuit (- V ss). The modulation of the channel length by 
the spreading of the drain depletion region is reduced 
by using large values for the length of the channel 
(L> 10 µm; preferably L> 12 µm). This also helps to 
further reduce the modulation of the channel length by 
electrostatic feedback mechanism. 
The channel width (W) is the main parameter deter-
mining the overlap capacitances which in turn limit the 
frequency response of the device. The minimum value 
of W is where second-order effects associated with 
small dimension devices can be neglected. This value is 
about 10 µm. 
Complete circuit diagrams of the resistor loaded 
NMOS and all-NMOS multipliers are shown in FIGS. 9 
and 10. The main objective in the design of both circuits 
is to bias all of the devices in their saturation region 
while simultaneously satifying Eqs. (41) through (52) 
for a 10 V range of input voltages. Standard 15 V power 
supplies are utilized. Approximate values for the aspect 
ratios (W /L), obtained through hand calculations, were 
used as the starting point. These aspect ratios are indi-
cated in Table 1 for the resistor loaded NMOS multi-
plier and in Table 2 for the all-NM OS multiplier. These 
circuits were simulated using SPICE2G.l and the range 
of input voltages obtained ws 7.2 V. The SPICE2 pro-
gram was used extensively to evaluate the performance 
of the circuit. By changing device aspect ratios, a 10 V 
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NMOS Device Dimension for the 
Resistor Loaded NMOS Multiplier 
Channel Channel Aspect 
Width Width Ratio 
W (µm) L (µm) (W/L) 
M14 12.0 120.0 O.HJ<J 
M 15 11.0 59.0 0.186 
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MI7 11.0 59.o o.186 10 Nextly discussed are considerations concerning chip 
M 18 11.0 59.0 O. I 86 layout. The main consideration of an integrated circuit 
M 19 12.0 90.0 O. IJ.1 layout is to find a scheme which minimizes the chip area 
M20 p 0 90.0 O. IJ.1 d d . I I 
M21 119:0 HKJ.o 1.790 an oes not reqmre meta -over-meta crossovers while 
M22 179.0 100.0 1.790 maintaining proper element placement for device 
M2.1 482.0 47.o I0.26 15 matching and thermal considerations. Several trials are 
M24 179.0 100.0 1.190 always required unless a computeraide technique is 
M25 179.0 100.0 1.790 
M26 u2.0 130.0 1.oi 5 employed. The components are moved around until an 
M27 12.0 482.0 o.cl25 adequate pattern is found. Thus, there are a near infinite 
M28 12.0 482.0 o.02s number of ways of laying out a given circuit. Primary 
M29 10.0 100.0 0.100 20 considerations must be given to the placement ofmatch-M.10 IO.O 100.0 O. IOO 
M.1 I 10.0 too.o o. 100 ing devices. If there is source of heat in the circuit, it is 
M.12 10.0 100.0 0.100 best placed far away and on one axis of symmetry of the 
M.1.1 6SO.O 72.0 9.028 matching devices. In this way, the matching devices are 
M.14 10.0 100.0 0.100 located on an isothermal line. This consideration will 
MJS to.o too.o o.ioo 25 insure that all device parameters will track (follow) 
M.16 25.0 10.0 2.SOO 
M.17 2s.o 10.0 2.srni each other with temperature variations (thermal track). 
M.18 10.0 112.0 0.089 Furthermore, in order to insure that two matched de-
M.19 12.0 .1.1.0 0 . .164 vices carry the same drain current at the same gate-
M40 10.0 100.0 CJ.100 
M41 to.o n.o 0. 139 source voltage, it is necessary that these devices not 
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and the same L. This is known as de voltage tracking. 
It is critical that devices Ml-through-M4 and devices 
MS-through-MS in FIG. 9 be located symmetrically and 
in close proximity. Furthermore, these devices together 
35 with devices M9 and MIO should be placed in close 
proximity and symmetrically with the mirror image cell 
composed of devices Mll-through-M20. 
Another inportant consideration in chip layout is the 
parasitic effects created by the metalization of the cir-
40 cuit. The intrinsic and parasitic capacitances of the 
MOS devices must be considered. Besides these capaci-
tances, there are other parasitic capacitive effects cre-
ated by metal over oxide regions. The metal over field 
oxide capacitance is similar to the intrinisic capacitance 
45 of the device. Because the field oxide is approximately 
10 times as thick as the gate oxide, this capacitance is 
about an order of magnitude smaller than the intrinsic 
capacitance of the device. However, the effect of field 
oxide capacitance becomes important in chips with 
50 complex interconnections and large metal areas. This 
capacitance is not significantly voltage dependent for 
voltages less than than the field inversion voltage. The 
metal-thick over oxide-N-region capacitance is usually 
slightly larger than the previous one since the thick 
55 oxide over N-regions is thinner than the field oxide. 
This is the capacitance that frequently contributes 
crosstalk from one signal line to another in metal cross-
overs. Therefore, these two parasitic effects should be 
considered in the chip layout. 
60 Recapitulating, above described is a new circuit con-
figuration of an analog four-quadrant multiplier using 
NMOS integrated circuits technology. The multiplier is 
based on the quarter-square algebraic identity and uti-
lizes differential summer and differential squaring cir-
65 cuits. The summing stage is based on a nonlinearity 
cancellation associated with all-NMOS differential am-
plifier circuit, resulting in a highly linear transfer char-
acteristic. The squaring stage is based on the inherent 
4,546,275 
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square-law characteristic of the NMOS device operat-
ing in the saturation region. Thus, a piecewise-linear 
approximation or other realization of the square-law 
characteristic is unnecessary. 
Two circuits are proposed. One of these circuits uses 5 
NMOS devices and load resistors, and is intended for 
stand-alone applications. The other circuit, which has a. 
smaller dynamic range, uses only NMOS devices and is 
intended for MOS/LSI applications. 
Using the SPICE2G.1 simulation program, the simu- IO 
lated -3 dB small-signal bandwidth of the NMOS mul-
tiplier is over five times larger (54 MHz) than presently 
commercial available bipolar variable transconductance 
multipliers. The resulting nonlinearity (0.9%) is of the 
same order of magnitude as the bipolar counterpart. 15 
This results in a smaller accuracy-to-bandwidth ratio 
(2.6X 10-8%/Hz) than those encountered in A/D and 
DI A types of multipliers (5.0X 10-8/Hz). The simu-
lated power consumption of the NMOS multiplier cir-
cuit (93 mW) is about one half that of the bipolar circuit. 20 
The main limitations associated with NMOS inte-
grated circuit techology to the realization of the NMOS 
multiplier are the body effect and the channel length 
modulation effect. These effects are reduced by using a 
low substrate doping concentration (NA= 6. 7 X 10+ 15 25 
cm-3) and devices with long channels (L> 10 µm). 
These design considerations also reduce the electro-
static feedback mechanism without producing too large 
an increase in the junction capacitance of the NMOS 
devices. This results in near optimum bandwidth. 30 
The comparison of the simulated NMOS multiplier 
with the bipolar counterpart shows that the NMOS 
multiplier yields better characteristics. The body effect 
is the main source of nonlinearities. By using the isola-
tion region or dielectric isolation on the NMOS devices, 35 
the body effect is eliminated and a 0.1 % nonlinearity 
can be obtained. Although this would increase consid-
erably the processing complexity, the resulting im-
provement of accuracy seems to justify it. Although the 
above-described quarter-square multiplier is disclosed 40 
as implemented in NMOS technology, it could be im-
plemented in either single channel (NMOS or PMOS) 
or CMOS technology. The principal motivating factor 
for the realization of analog circuits in NMOS or PMOS 
technology is that single channel devices have substan- 45 
tial density advantages over CMOS for digital applica-
tions. 
However, the constraints on single channel technol-
ogy make the design more difficult because of the lack 
of complementary devices, and because of the Iimita- 50 
tions imposed by the body effect in analog applications. 
In spite of these problems, it has been proven that care-
ful design can give performances in single channel de-
vices comparable to CMOS. The use of NMOS over 
PMOS is preferred because NMOS will yield higher 55 
frequency devices. This is due mainly to the intrinsic 
electron mobility in silicon (1,300 cm2/v-s at normal 
field intensities) being about three times as large as hole 
mobility (450 cm2/v-s). Consequently, the PMOS de-
vice will have approximately three times the ON resis- 60 
tance of an equivalent NMOS transistor of the same 
geometry and at the same operating bias point. Hence, 
NMOS circuits can be made smaller for the same com-
plexity as PMOS. In other words, the NMOS device 
will require less area than the PMOS device to achieve 65 
the same resistance. Due to the resulting smaller areas, 
smaller junction parasitic capacitances will result. This 
produces faster devices in switching applications and 
better frequency response in analog circuits. The same 
type of design using PMOS devices is equally feasible, 
but their performance will be inferior to that of NMOS 
devices. 
Other important considerations for using NMOS 
technology are input offset voltage and threshold volt-
age. It is known that the minimum input offset voltage 
associated with MOS differential amplifiers is achieved 
with NMOS devices using polycrystalline silicon gates. 
Due to the lower value of the gatesubstrate work func-
tion for NMOS devices, lower values of threshold volt-
ages are obtained using NMOS technology. 
Also, by reducing supply voltages, the second order 
effects associated with small dimension MOSFET de-
vices can be eliminated. Thus, the invention can per-
form properly even for L and W ~ 10 µm. 
Obviously, numerous modifications and variations of 
the present invention are possible in light of the above 
teachings. It is therefore to be understood that within 
the scope of the appended claims, the invention may be 
practiced otherwise than as specifically described 
herein. 
What is claimed as new and desired to be secured by 
Letters Patent of the United States is: 
1. A four-quadrant quarter-square MOS transcon-
ductance multiplier, comprising: 
a substrate; 
plural MOS transistor formed in said substrate to 
form first and second differential summer stages 
each having a pair of inputs (V 1, V 2) and an output, 
and a pair of differential squaring stages, each hav-
ing an input coupled to the output of a respective 
summer stage, said squaring stages interconnected 
to produce an output Vo, wherein said summer and 
squaring stages implement the quarter-square alge-
braic identity as follows, 
each differential summer stage comprising first through 
eighth MOS transistors including first and second input 
transistors having respective gates connected in differ-
ential mode to said first input V 1, third and fourth MOS 
transistors having respective gates connected in differ-
ential mode to said second input V 2, said first and sec-
ond transistors have sources connected to each other, 
and to a negative supply voltage ( - V ss) via a first 
current source, and drains respectively connected in 
series with fifth and sixth NMOS transistors to a posi-
tive voltage source ( + V DD), the third and fourth tran-
sistors having sources connected to each other, and to 
- V ss via a second current source and drains connected 
respectively in series with the seventh and eighth tran-
sistors to + V DD, fifth and sixth transistors having gates 
respectively connected to the interconnection between 
the third and seventh transistors and the interconnec-
tion between the fourth and eighth transistors, and the 
seventh and eighth transistors having gates also con-
nected to + V DD, each summer stage producing respec-
tive sum and difference signals (Vx, Vy) based on the 
polarity of the interconnection of the input signals 
thereto, across the interconnection between the first 
and fifth transistors and the interconnection between 
the second and sixth transistors, 
each squaring stage comprising a pair of input MOS 
transistors having gates connected in differential 
mode to a respective of the outputs Vx, V v of said 
summer stages, sources interconnected ·to each 
17 
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other and connected to - V ss via a third current 
source and drains interconnected to each other, 
and to + V DD through a load, each squaring stage 
producing an output at the interconnection of said 
drains of said pair of input MOS transistors, 5 
wherein the transistors of said squaring stages are 
operated in a saturation region; and 
18 
transistors and a gate and a drain connected to 
+VDD· 
13. A multiplier according to claim 2, wherein said 
load of each squaring stage comprises: 
a MOS transistor having a source connected to the 
interconnection of the drains of the pair of input 
transistors and a gate and a drain connected to 
+VDD· a differential-to-single-ended convertor coupled to 
the outputs of said squaring stages and having an 
output Vo corresponding to the product of V 1 and 
V2. 
14. A multiplier according to claim 4, wherein said 
10 load of each squaring stage comprises: 
2. A multiplier according to claim l, wherein said 
substrate has a conductivity, NA, wherein NA is approxi-
mately J015-J016 cm--1. 15 
3. A multiplier according to claim 2, wherein NA 
=6.7X JOl5 cm-3. 
4. A multiplier according to claim 1, wherein each of 
said MOS transistors defines a channel length L and a 
channel width W, where L >20 µm and W =IO µm. 20 
5. A multiplier according to claim 2, wherein each of 
said MOS transistors defines a channel length L and a 
channel width W, where L> IO µm and W> JO µm. 
6. A multiplier according to claim 3, wherein each of 
said MOS transistors defins a channel length L and a 25 
channel width W, where L> IO µm and W> 10 µm. 
7. A multiplier according to claim l, wherein said 
substrate is connected to - V ss. 
a MOS transistor having a source connected to the 
interconnection of the drains of the pair of input 
transistors and a gate and a drain connected to 
+VDD· 
15. A multiplier according to claim 14, wherein, 
I',,=~ 2(W/L).1 (W/L)<i 
(W/L)1 
(W/Lh 
2( Vs + Vr) Vi Vz, 
where (W /L)1 is the aspect ratio of the first and second 
transistors of each summer stage, (W /L)2 is the aspect 
ratio of the fifth and sixth transistors of each summer 
8. A multiplier according to claim 1, wherein said 
load of each squaring stage comprises: 
stage and (W /L).> is the aspect ratio of the pair of input 
transistors of each squaring. stage, (W /L)9 is the aspect 
ratio of said load MOS transistor, VT is the zero-bias 
threshold voltage and Vs is a DC bias voltage presented 
at the interconnection of the sources of the first through 
fourth transistors of said summer stages. 
30 16. A multiplier according to claim 1, wherein said 
a resistive load, R0 • 
9. A multiplier according to claim 2, wherein said 
load of each squaring stage comprises: 
a resistive load, Ro. 
transistors of said summer and squaring stages are 
NMOS transistors. 
10. A multiplier according to claim 6, wherein said 35 
load of each squaring stage comprises: 
17. A multiplier according to claim 2, wherein said 
transistors of said summer and squaring stages are 
NMOS transistors. 
18. A multiplier according to claim 6, wherein said 
transistors of said summer and squaring stages are 
NMOS transistors. 
a resistive load, Ro. 
11. A multiplier according to claim 10 wherein 
19. A multiplier according to claim 11, wherein said 
40 transistors of said summer and squaring stages are 
NMOS transistors. 
20. A multiplier according to claim 15, wherein said 
transistors of said summer and squaring stages are 
NMOS transistors. where Kp is a transconductance factor, (W /L)1 is the 
aspect ratio of the first and second transistors of each 45 
summer stage, (W /L his the aspect ratio of the fifth and 
sixth transistors of each summer stage, and (W /L)3 is 
the aspect ratio of the pair of input transistors of each 
squaring stage. 
21. A multiplier according to claim 1 wherein each of 
said MOS transistor defines a channel length L and a 
channel width W, where L~ 10 µm. and W~ 10 µm. 
22. A multiplier according to claim 1 wherein said 
MOS transistors having sources connected to a com-
50 mon mode are placed in a substrate isolation region 
formed by either pn isolation technique or dielectric 
isolation technique, or other device isolation method. 
12. A multiplier according to claim l, wherein said 
load of each squaring stage comprises: 
a MOS transistor having a source connected to the 
interconnection of the drains of the pair of input * * * * * 
55 
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